

EL366000123

EV026159681

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**Methods Of Forming Capacitors And Resultant  
Capacitor Structures**

\* \* \* \* \*

**INVENTOR**

**Alan R. Reinberg**

**ATTORNEY'S DOCKET NO. MI22-959**

*[Handwritten signatures]*

## METHODS OF FORMING CAPACITORS AND RESULTANT CAPACITOR STRUCTURES

### TECHNICAL FIELD

The present invention relates to methods of forming capacitors and to resultant capacitor structures.

### BACKGROUND OF THE INVENTION

As integrated circuitry dimensions continue to shrink, challenges are posed with respect to the techniques through which integrated circuit structures are formed. For example, with very small device dimensions, unwanted conductive particles present during fabrication can cause undesired shorting should they come into contact with, and not be adequately removed from integrated circuitry being formed. One type of integrated circuit structure is a capacitor. Such capacitors are typically used in dynamic random access memory circuitry. Undesired shorting can take place if such conductive particles are allowed to undesirably contact the capacitor storage nodes of such capacitors.

Accordingly, this invention arose out of concerns associated with providing improved methods of forming integrated circuitry which reduce the risk of undesired particles shorting the resultant integrated circuitry structures. In particular, this invention arose out of concerns associated with providing improved methods of forming capacitors, and resultant capacitor constructions.

## SUMMARY OF THE INVENTION

Methods of forming capacitors and resultant capacitor structures are described. In one embodiment, a capacitor storage node layer is formed over a substrate and has an uppermost rim defining an opening into an interior volume. At least a portion of the rim is capped by forming a material which is different from the capacitor storage node layer over the rim portion. After the rim is capped, a capacitor dielectric region and a cell electrode layer are formed over the storage node layer.

In another embodiment, a capacitor storage node layer is formed within a container which is received within an insulative material. A capacitor storage node layer is formed within the container and has an outer surface. A layer of material is formed within less than the entire capacitor container and covers less than the entire capacitor storage node layer outer surface. The layer of material comprises a material which is different from the insulative material within which the capacitor container is formed. After the capacitor storage node layer and the layer of material are formed, a capacitor dielectric functioning region is formed which is discrete from the layer of material and operably proximate at least a portion of the capacitor storage node layer outer surface. A cell electrode layer is formed over the dielectric functioning region and the layer of material.

In another embodiment, a capacitor container is formed within an insulative material over a substrate. A capacitor storage node is formed

1       within the container and has an uppermost surface and a side surface  
2       joined therewith. A protective cap is formed over the uppermost  
3       surface. A dielectric layer is formed over at least some of the side  
4       surface and protective cap. A cell electrode layer is formed over the  
5       side surface of the capacitor storage node.

6

7       BRIEF DESCRIPTION OF THE DRAWINGS

8       Preferred embodiments of the invention are described below with  
9       reference to the following accompanying drawings.

10      Fig. 1 is a diagrammatic side sectional view of a semiconductor  
11     wafer fragment undergoing processing in accordance with one  
12     embodiment of the invention.

13      Fig. 2 is a view of the Fig. 1 wafer fragment at a processing  
14     step which is different from that which is shown in Fig. 1.

15      Fig. 3 is a view of the Fig. 1 wafer fragment at a processing  
16     step which is different from that which is shown in Fig. 2.

17      Fig. 4 is a view of the Fig. 1 wafer fragment at a processing  
18     step which is different from that which is shown in Fig. 3.

19      Fig. 5 is a view of the Fig. 1 wafer fragment at a processing  
20     step which is different from that which is shown in Fig. 4.

21      Fig. 6 is a view of the Fig. 1 wafer fragment at a processing  
22     step which is different from that which is shown in Fig. 5.

23      Fig. 7 is a view of the Fig. 1 wafer fragment at a processing  
24     step which is different from that which is shown in Fig. 6.

1           Fig. 8 is a view of the Fig. 1 wafer fragment at a processing  
2 step which is different from that which is shown in Fig. 7.

3           Fig. 9 is a view of the Fig. 1 wafer fragment at a processing  
4 step which is different from that which is shown in Fig. 8.

5           Fig. 10 is a view of the Fig. 1 wafer fragment at a processing  
6 step which is different from that which is shown in Fig. 9.

7           Fig. 11 is a somewhat enlarged view which is taken along 11-11  
8 in Fig. 10.

9

10 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

11           This disclosure of the invention is submitted in furtherance of the  
12 constitutional purposes of the U.S. Patent Laws "to promote the  
13 progress of science and useful arts" (Article 1, Section 8).

14           Referring to Fig. 1, a semiconductor wafer fragment in process is  
15 shown generally at 20 and includes a semiconductive substrate 22. In  
16 the context of this document, the term "semiconductive substrate" is  
17 defined to mean any construction comprising semiconductive material,  
18 including, but not limited to, bulk semiconductive materials such as a  
19 semi-conductive wafer (either alone or in assemblies comprising other  
20 materials thereon), and semiconductive material layers (either alone or  
21 in assemblies comprising other materials). The term "substrate" refers  
22 to any supporting structure, including, but not limited to, the  
23 semiconductive substrates described above.

KODAK SAFETY FILM

1       Substrate 22 includes a plurality of isolation regions 24 which can  
2       be formed through known techniques such as trench and refill  
3       techniques. Between isolation regions 24 are defined active areas 26  
4       which have diffusion regions (undesignated) received therein and which  
5       constitute node locations with which electrical communication is desired.  
6       Conductive material plugs or studs 28 can be provided by forming a  
7       conductive material, such as polysilicon, over the substrate and suitably  
8       recessing it relative to insulative material structures 30. An exemplary  
9       insulative material is borophosphosilicate glass (BPSG). An insulative  
10      layer 32 can be provided as through decomposition of TEOS. A  
11      plurality of conductive lines 34 are provided and include conductive  
12      portions 36 and insulative portions 38. Conductive portion 36 can  
13      comprise polysilicon or polysilicon and a refractory metal layer, or any  
14      other suitable material. Insulative portion 38 can comprise any suitable  
15      insulative material. Sidewall spacers 40 are also provided and are  
16      anisotropically etched as is known.

17      An insulative material layer 42 is formed over substrate 22 and  
18      preferably has a generally planar outer surface 44. For purposes of the  
19      ongoing discussion, layer 42 constitutes a first material or a container-  
20      defining material, with an exemplary material comprising BPSG. A  
21      plurality of capacitor containers 46 are patterned and etched, or  
22      otherwise formed over substrate 22 and received within insulative  
23      material layer 42.

T0000000000000000

1 Referring to Fig. 2, a capacitor storage node layer 48 is formed  
2 over substrate 22. Typically, such layer is formed by forming a  
3 conductive layer over the substrate and within the capacitor opening,  
4 and then planarizing the layer relative to outer surface 44 to electrically  
5 isolate individual storage nodes within their respective containers.  
6 Planarization of the conductive layer can take place through techniques  
7 such as chemical mechanical polishing (CMP). Different types of  
8 conductive material can be used to form the storage node layers. In  
9 the illustrated and preferred embodiment, layer 48 comprises roughened  
10 polysilicon with hemispherical grain (HSG) polysilicon being but one  
11 example. Each of the storage node layers 48 define an individual  
12 interior volume 50. Preferably, prior to planarizing the conductive layer  
13 to electrically isolate the individual storage node layers, a filler or filling  
14 material 52 is provided into interior volume 50. This material ensures  
15 that the isolation techniques which are utilized to isolate the capacitor  
16 storage node layers (e.g. chemical mechanical polishing) do not dislodge  
17 conductive material into the interior volume within the containers. An  
18 exemplary material for material 52 is a polymer material such as  
19 photoresist and the like.

20 Referring to Fig. 3, amounts of both capacitor storage node  
21 layer 48 and filler material 52 are removed. In the illustrated example,  
22 an amount of storage node layer material corresponding to distance "a"  
23 has been removed, and an amount of filler material 52 corresponding  
24 to distance "a"+"b" has been removed. In this example, "a" is equal

to about 100 Angstrom, and "b" is equal to from between about 100 to 750 Angstrom, with about 500 Angstrom being preferred. Removal of the amounts of the capacitor storage node layer and the filler material can take place through a single etch. Such etch would preferably be highly selective to the material from which layer 42 is formed, e.g. BPSG, while etching material 52 at a somewhat faster rate than the material from which the storage node layer is formed. Alternately, an etch of one of materials 48 and 52 can be conducted first, followed by an etch of the other of the materials 48 and 52. While both wet and dry etches can be utilized, dry etches are preferred. For example, and where material 48 comprises HSG polysilicon and material 52 comprises a polymer such as photoresist, a first etch of the polysilicon can be conducted using a chemistry including  $\text{CF}_4$  with from between 2% to 10%  $\text{O}_2$ . This etch can be used to etch the polysilicon principally with a high selectivity to the BPSG, e.g. greater than about 20:1. Subsequently, the polymer can be etched selective to the BPSG and polysilicon by using an oxygen-containing etch such as one with constituents such as  $\text{O}_2$ ,  $\text{N}_2\text{O}$ , and  $\text{CO}_2$ .

As shown in Fig. 3, capacitor storage node layer 48 includes an outer surface comprising an outside surface 54, an uppermost surface 56 joined with outside surface 54, and an inside surface 58 joined with uppermost surface 56. Uppermost surface 56 provides an uppermost rim which defines an opening into interior volume 50. Inside

RECORDED BY COMPUTER

surface 58 is spaced inwardly from outside surface 54, with both surfaces (both of which constitute side surfaces) extending away from the node location defined by active areas 26. The outside and inside surfaces terminate proximate an opening into an interior region, i.e. interior volume 50. Preferably, portions of capacitor storage node layer 48 are removed which are sufficient to recess the capacitor storage node layer to below generally planar outer surface 44. Accordingly, uppermost surface 56 is disposed elevationally below generally planar outer surface 44. A portion of container 46 is filled with filling or filler material 52 sufficiently to provide a filling material upper surface 60 disposed elevationally below uppermost surface 56 of capacitor storage node layer 48. Accordingly, such constitutes partially filling the capacitor container with filler material. Accordingly, less than the entire interior volume 50 is filled with filler material.

Referring to Fig. 4, a material layer 62 is formed over substrate 22 and over or atop fill material upper surface 60. Preferably, a portion of the layer is formed to contact the storage node layer. For purposes of the ongoing discussion, layer 62 constitutes a second material. Preferably, and for reasons which will become apparent below, material 62 is selected to be a material which is different from, and one which can be etched slower relative to material from which layer 42 is formed. Additionally, layer 62 preferably comprises a material which can be deposited at a temperature which is lower than the flow temperature of filling material 52. In one

1 embodiment, layer 62 comprises an insulative material which is formed  
2 over the substrate and within less than an entirety of interior  
3 volume 50. Preferably, layer 62 is formed over filler material 52 as  
4 well. In another embodiment, layer 62 is formed within less than the  
5 entire capacitor container and covers less than the entire capacitor  
6 storage node layer outer surface. Where, as here, layer 42 has been  
7 described to comprise BPSG, a suitable material for material 62 is  
8 oxygen-doped, PECVD amorphous silicon. Such exemplary material can  
9 be deposited by combining silane gas with N<sub>2</sub>O, O<sub>2</sub>, or CO<sub>2</sub>. Another  
10 preferred material is a co-called DARC material, i.e. a  
11 dielectric/deposited anti-reflective coating, to produce a SiO<sub>x</sub>N<sub>y</sub> material.  
12 Of course, other dielectric materials, and other materials can be used.

13 Referring to Fig. 5, portions 60a of the upper surface of filling  
14 material 52 are exposed by removing portions of layer 62. In this  
15 manner, the opening is redefined as a narrower opening which, in this  
16 example, exposes exposed portions 60a of filler material 52. In one  
17 embodiment, removal of the material layer portions is sufficient to cap  
18 at least a portion of rim 56. In another embodiment, encasement  
19 structures 64 are formed from layer 62 over an uppermost portion of  
20 the storage node layer outer surface. Such defines, in one embodiment,  
21 a protective cap over uppermost surface 56. In a preferred  
22 embodiment, the encasement structure or protective cap 64 is also  
23 formed over a portion of one of the side surfaces of the capacitor  
24 storage node. In the illustrated and preferred embodiment, a portion

10000000000000000000000000000000

1 of inside surface 58 is covered with material of the encasement  
2 structure or protective cap. In another embodiment, encasement  
3 structure or protective cap 64 comprises a dielectric cap which is  
4 formed within the opening of each capacitor container and covers less  
5 than an entire portion of inside surface 58. Preferably, formation of  
6 the encasement structure or protective cap takes place through  
7 anisotropic etching of layer 62. The etching is, in one embodiment,  
8 sufficient to leave a portion of the material occluding the opening and  
9 preferably extending into the interior volume. An exemplary etch  
10 chemistry consists of fluorocarbon and hydrofluorocarbon gas mixtures.

11 Referring to Fig. 6, and in accordance with one embodiment, filler  
12 material 52 (Fig. 5) is removed from within capacitor containers 46.  
13 In the illustrated example, such constitutes removing filling material from  
14 elevationally below material layer 62. Such can take place through the  
15 use of conventional techniques such as O<sub>2</sub> plasma.

16 Referring to Fig. 7, and after capping rim portion 56, at least  
17 some of the container-defining material or insulative material 42 (Fig. 6)  
18 is removed. In a preferred embodiment, the removal of the container-  
19 defining material takes place by selectively removing the material relative  
20 to capping material 62. Accordingly, such constitutes, in the preferred  
21 embodiment, selectively removing insulative material relative to material  
22 from which the protective cap is formed. Alternately considered, such  
23 constitutes removing material of the first material selectively relative to  
24 material of the second material. In one embodiment, the removal of

material 42 can take place through a timed etch. Where layer 42 comprises BPSG, and material 62 comprises  $\text{SiO}_x\text{N}_y$ , an exemplary etch can include a combination of acetic acid and hydrofluoric acid. A more specific chemistry is as follows: Acetic acid:HF:H<sub>2</sub>O in ratio 10:1:1 used at a temperature of 50°C.

Referring to Fig. 8, a capacitor dielectric region 66 is formed over capacitor storage node layer 48. In one embodiment, such constitutes forming a capacitor dielectric functioning region which is discrete from material layer 62 comprising the protective cap over each storage node layer. The capacitor dielectric functioning region is disposed operably proximate at least a portion of the capacitor storage node layer outer surface (i.e., outside surface 54, uppermost surface 56, and inside surface 58). Accordingly, and in a preferred embodiment, the capacitor dielectric layer or dielectric functioning region is formed over at least some of one of the side surfaces, and preferably at least some of both of the side surfaces.

Referring to Fig. 9, a cell electrode layer or cell plate layer 68 is formed over the substrate and preferably portions of capacitor storage node layer 48. Accordingly, cell electrode layer 68 is formed over the dielectric functioning region 66 and the protective cap formed from material layer 62.

Referring to Fig. 10, an insulative material layer 70, e.g. BPSG, is formed over substrate 22 with subsequent processing taking place through known techniques.

RECORDED - 10/22/2020

Referring to Figs. 10 and 11, and in accordance with one embodiment of the invention, the removal of material layer 62 forms a band (also designated 62) inside of the capacitor container and over uppermost surface 56 of capacitor storage node layer 48. Accordingly, a capacitor is provided having a capacitor storage node 48 with an outside surface 54 and an inside surface 58 spaced inwardly from the outside surface. The surfaces define, as shown in Fig. 10, an elongate tubular body having a terminus which defines an opening into interior region or volume 50 of the tubular body. An insulative band 62 is disposed adjacent the opening and is joined with the terminus of the tubular body. A capacitor dielectric functioning region 66 is disposed over portions of the inside and outside surfaces, and a cell plate layer 68 is disposed over the capacitor dielectric functioning region 66. In one embodiment, the elongate tubular body extends along a central axis A (Fig. 10) and band 62 generally tapers along the central axis. In another embodiment, one portion of the band is disposed within interior region 50, and another portion of the band is disposed outside of interior region 50. Alternately considered, a material, e.g. material 62, is disposed over the tubular body and occludes a portion of the opening. In one embodiment, the material which occludes the opening also extends into a portion of the interior region. Preferably, the material has an elevational thickness over the tubular body which is greater than the thickness of the dielectric functioning region. For example, a portion of material 62 is seen to be disposed elevationally

1000000000000000

1 over uppermost surface 56. That portion is elevationally thicker than  
2 the relatively thin dielectric functioning region 66.

3 Advantages of the inventive methods and structures include that  
4 problems associated with container-to-container shorts from particles  
5 residing on the top of the cells connecting two adjacent cells are  
6 mitigated. Such advantages are particularly useful in the context of  
7 containers using roughened polysilicon such as HSG polysilicon for the  
8 capacitor storage node layers. The inventive methods and structures are  
9 even more useful in the context of dual-sided containers having  
10 dielectric functioning regions and cell plate layers formed over both  
11 inside and outside surfaces.

12 In compliance with the statute, the invention has been described  
13 in language more or less specific as to structural and methodical  
14 features. It is to be understood, however, that the invention is not  
15 limited to the specific features shown and described, since the means  
16 herein disclosed comprise preferred forms of putting the invention into  
17 effect. The invention is, therefore, claimed in any of its forms or  
18 modifications within the proper scope of the appended claims  
19 appropriately interpreted in accordance with the doctrine of equivalents.

20

21

22

23

24